Background
==========

Since the transistor speed in circuit consideration is very impressive, III-V compound semiconductors \[[@B1]\] can be treated as potential channel replacement materials for Si in deep nanoprocess integration. III-V materials such as GaAs and InAs possessing higher electron mobility are expected to conduct higher drive current. Conventionally, operation of III-V field-effect transistors (FETs) mainly relies on a Schottky gate structure to modulate channel potential. However, the Schottky gate suffers from high leakage current issue which restrains III-V devices from very-large-scale integration. Metal-oxide-semiconductor (MOS) gate structure used in Si MOSFET is thermodynamically stable and effective for leakage current reduction. In contrary, the lack of a high-quality oxide/semiconductor scheme has limited the applications of III-V devices for decades. Recently, several groups have demonstrated encouraging results in aspects of III-V surface cleaning or pretreatment methods \[[@B2],[@B3]\], growth of insulator on various III-V materials \[[@B4],[@B5]\], as well as realization of III-V MOSFETs \[[@B6]-[@B11]\]. Up-to-date III-V MOSFET technologies have demonstrated significant performance enhancement and have achieved low gate leakage \[[@B8],[@B10]\], high channel mobility \[[@B7],[@B11]\], and high drive current \[[@B6]\]. Consequently, it is feasible to produce high-performance MOSFETs using III-V materials. On the other hand, when the scaling of planar Si complementary-symmetry metal-oxide-semiconductor (CMOS) gradually approaches its physical limit, three-dimensional fin-shaped FET (FinFET) device architecture \[[@B12]-[@B15]\] is a promising alternate enabling transistor scaling beyond the 22-nm technology node. FinFET \[[@B16]\] structure provides superior control of short channel effects \[[@B13]\]; however, there are only few reports on III-V-based FinFETs \[[@B15],[@B17],[@B18]\]. In this letter, for the first time, a novel III-V MOSFET device technology based on a three-dimensional FinFET structure is reported. Al~2~O~3~ film \[[@B19]\] is used as the gate insulator \[[@B4]\], and submicron GaAs fin is the channel. Both III-V MOSFET and metal--semiconductor FET (MESFET) with a FinFET structure were fabricated, characterized, and evaluated.

Methods
=======

GaAs epitaxial wafer grown by molecular beam epitaxy was used as a vehicle for studying III-V-based MOSFETs. The device structure, as shown in Figure [1](#F1){ref-type="fig"}a, consists of a 300-nm Al~0.2~Ga~0.8~As buffer layer on a semi-insulating (S.I.) GaAs substrate, a 200-nm GaAs channel layer with a doping concentration of 3 × 10^17^ cm^−3^, a 3-nm AlAs etch stop layer, and a 60-nm heavily doped GaAs cap layer at the top. Figure [1](#F1){ref-type="fig"}b shows a schematic diagram of the III-V MOSFET with a FinFET structure fabricated on the S.I. GaAs substrate. The source/drain regions contain heavily doped GaAs layer for low contact resistance. The gate strip crosses the narrow GaAs fin forming the resultant three-dimensional (3D) FinFET structure. The key fabrication processes for III-V MOSFET and MESFET include removing the GaAs cap layer by wet etching method using citric acid/hydrogen peroxide solution, selectively removing the AlAs etch stop layer to reveal the underneath GaAs channel, and patterning the active GaAs fin region by electron beam lithography. Subsequently, dry etching was performed using inductively coupled plasma to etch down to the buffer layer to form the GaAs fin and simultaneously offer better device isolation. Note that the wet etch process is widely used in mesa isolation step for conventional III-V FETs. However, in this study, a dry etch process was adopted instead to form GaAs fin mainly due to the better integrity of submicron pattern transfer using the dry etch process. As shown in Figure [1](#F1){ref-type="fig"}c, the edge profile of the submicron GaAs fin is well defined by the dry etch process and good selectivity between n^+^ GaAs/n^−^ GaAs is also achieved by the wet etch process using the AlAs layer as etch stop. AuGeNiAu ohmic contacts were deposited by electron beam evaporation, followed by lift-off process and rapid thermal annealing treatment at 400°C for 30 s. The gate metal is Ti/Au, and the gate length is 0.5 μm. For III-V MOSFET fabrication, there is an additional step of gate insulator growth before the deposition of the gate metal to generate the final MOS structure. The insulator used is an Al~2~O~3~ high-k dielectric. Surface pretreatment prior to dielectric deposition is important to ensure an unpinned interface between the dielectric and GaAs \[[@B2]-[@B4]\]. After surface treatment using an ammonia-based solution \[[@B3]\], the wafer was subsequently transferred to an atomic layer deposition system for Al~2~O~3~ deposition. The growth temperature is 300°C, and the thickness of the Al~2~O~3~ is 10 nm. For MESFET, hydrochloric acid solution was used for surface treatment before gate metal deposition. Both fabricated MOSFETs and MESFETs have the same 3D FinFET structure. The thickness (*T*~fin~) and width (*W*~fin~) of the GaAs fins are both 200 nm.

![**Schematic diagrams of the III-V MOSFET.** (**a**) Cross section of the epitaxial structure, (**b**) 3D III-V MOSFET with FinFET structure, and (**c**) SEM image of the submicron GaAs fin and the n^+^ GaAs contact region.](1556-276X-7-431-1){#F1}

Results and discussion
======================

Drain current (*I*~DS~) versus drain voltage (*V*~DS~) curves under different gate voltages (*V*~GS~) of the devices are shown in Figure [2](#F2){ref-type="fig"}. The threshold voltage (*V*~th~) is −1.5 and −0.25 V for III-V MESFET and MOSFET, respectively. In Figure [2](#F2){ref-type="fig"}a, a kink behavior was observed. The knee voltage which defines the transition between linear and saturation regions in the normal *I*~DS~*V*~DS~ curve was smeared as the channel is near pinch-off. This phenomenon is related to Fermi level pinning and electron trapping by surface states \[[@B20]\]. A depletion region was created between gate and source/drain electrodes which results in reduced drain output current. When the gate bias is increased, the device behaves more like a typical FET. For the *I*~DS~*V*~DS~ curves of the MOSFET as shown in Figure [2](#F2){ref-type="fig"}b, the performance was improved. This is mainly due to the deposited Al~2~O~3~ dielectric layer on the surface of the GaAs channel. The Al~2~O~3~ high-k dielectric layer not only acts as a gate insulator, but also plays an important role of surface passivation \[[@B21]\]. The significant performance difference between MOSFET and MESFET implies that devices with a three-dimensional FinFET structure inherently suffer from surface trap issue more seriously than conventional planar devices. This is primarily due to the additional exposed side walls of the fin-shaped channel (i.e., the channel has larger surface-to-volume ratio). Consequently, a good device passivation procedure preventing surface trap-induced effects is indispensable for III-V FETs with a FinFET structure to ensure high device performance.

![***I***~**DS**~**-*V***~**DS**~**characteristics with FinFET structure.** (**a**) 0.5-μm III-V MESFET and (**b**) 0.5-μm III-V MOSFET.](1556-276X-7-431-2){#F2}

The subthreshold characteristics of the devices were also evaluated to further verify the benefit of applying a FinFET structure to III-V MOSFETs. Figure [3](#F3){ref-type="fig"} shows the transfer curves of the devices measured at *V*~DS~ = 0.1 and 1 V. Device parameters such as drain-induced barrier lowering (DIBL), on current/off current (*I*~on~/*I*~off~) ratio, and subthreshold swing (SS) were extracted. The calculated DIBL of MESFET is 120 mV/V (shown in the inset of Figure [3](#F3){ref-type="fig"}), while the value is decreased to 47 mV/V for MOSFET. By introducing a dielectric film, the gate leakage current of the device can be reduced as shown in Figure [3](#F3){ref-type="fig"}. This is beneficial for improving the *I*~on~/*I*~off~ ratio of the device. The definition of *I*~on~ and *I*~off~ can be found in the literature \[[@B22]\]. The supply voltage *V*~CC~ is 1 V for parameter extraction. The MESFET has an *I*~on~/*I*~off~ ratio of 1.17 × 10^2^, and the ratio is improved significantly to 2.54 × 10^5^ for MOSFET. The SS at *V*~DS~ = 1 V is 123 mV/decade for MESFET and 80 mV/decade for MOSFET. The low SS value of the MOSFET is an indication that the devices have low interface trap density and good gate controllability over the channel \[[@B8],[@B23]\]. These results further demonstrate that MOSFET outperforms MESFET in terms of subthreshold characteristics. As a result, the use of a MOS gate scheme is essential in the performance improvement of the III-V MESFETs. The extracted effective channel mobility in the linear region of the III-V nMOSFET was about 100 cm^2^/V-s using the following expression: $I_{\text{DS}} = \frac{W}{L} \cdot \mu \cdot C_{\text{gate}} \cdot \left( {V_{\text{GS}} - V_{\text{th}} - \frac{V_{\text{DS}}}{2}} \right) \cdot V_{\text{DS}}$\[[@B14]\], where *μ* is the carrier mobility and *C*~gate~ is the gate capacitance per unit area. The 3D III-V nMOSFET has a total gate width *W*/gate length *L* = 0.6:0.5 μm. The low value of the extracted channel mobility of the 3D III-V nMOSFET was possibly due to the high parasitic access resistance caused by the narrow fin in the source/drain (S/D) regions. Further improvement can be achieved by using a self-aligned S/D process or forming a heavily doped fin region in the S/D extension. In short, the comparison of electrical performance between 3D III-V nMOSFET and 3D III-V nMESFET is presented in Table [1](#T1){ref-type="table"}. As shown in Table [1](#T1){ref-type="table"}, when compared to conventional planar III-V MOSFETs, the fabricated MOSFET in this work with a FinFET structure exhibits very promising results under low-voltage operation. Although the *T*~Fin~ of the GaAs fin is 200 nm, the SS value of the device with a 0.5-μm gate length is better than the published results of 1 μm × 100 μm planar In~0.2~Ga~0.8~As MOS-high electron mobility transistor \[[@B8]\] which essentially has longer gate length and buried quantum well channel design with higher carrier mobility. The above results further confirm that the III-V MOSFET developed in this work exhibits excellent gate controllability over the channel due to the use of a 3D FinFET structure.

![**Subthreshold characteristics of the 0.5-μm III-V MOSFET with FinFET structure.** Inset shows the characteristics of the III-V MESFET for comparison.](1556-276X-7-431-3){#F3}

###### 

Electrical performance of 3D III-V nMOSFET and nMESFET with 0.6-μm gate width and 0.5-μm length

                                            **MOSFET**     **MESFET**
  ----------------------------------------- -------------- --------------
  *I*~on~/*I*~off~ ratio                    2.54 × 10^5^   1.17 × 10^2^
  *I*~on~ (μA) at *V*~GS~ = *V*~DS~ = 1 V   37             58
  *V*~th~ (V) at *V*~DS~ = 0.1 V            −0.25          −1.5
  SS (mV/decade) at *V*~DS~ = 1 V           80             123
  SS (mV/decade) at *V*~DS~ = 0.1 V         68             109
  DIBL (mV/V)                               47             120

*I*~on~/*I*~off~, on current/off current; *V*~GS~, gate voltage; *V*~DS~, drain voltage; *V*~th~, threshold voltage; SS, subthreshold swing; DIBL, drain-induced barrier lowering; MOSFET, metal-oxide-semiconductor field-effect transistor; MESFET, metal--semiconductor field-effect transistor.

Conclusions
===========

Measurement and analysis of high-performance III-V nMOSFET are achieved by applying a FinFET structure to device fabrication. The device exhibits excellent subthreshold characteristics and demonstrates significant performance improvement over conventional Schottky gate nMESFET or planar III-V nMOSFETs because of the enlarging channel width, the existing higher channel electron mobility compared with silicon channel and lower channel interface states, as well as the good gate controllability representing the smaller swing value. The three-dimensional III-V nMOSFET device technology developed illustrates great potential and is promising when the CMOS technology is pushed toward more stringent scaling in the foreseeable future.
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